ABSTRACT Metal/ferroelectric-Si:HfO 2 /SiN/SiO 2 /Si structure was fabricated to investigate the charge trapping properties. This device enhances the carrier injection into the nitride from the silicon due to the spontaneous polarization in SiO 2 :HfO 2 layer. Compared with conventional metal/SiO 2 /SiN/SiO 2 /Si devices, the proposed devices showed a larger memory window, faster program/erase speeds, and higher endurance with comparable retention properties.
I. INTRODUCTION
The demand for low cost and high density in storage devices calls for physical scaling in nonvolatile flash memory (NVM). During this scaling [1] , [2] , charge trapping memory (CTM) devices attract much attention, due to their advantages such as low program/erase (P/E) voltage, high scalability, and excellent endurance [3] etc. These also ensure CTM devices easily integrated into the threedimensional nonvolatile memory array [4] - [6] . However, traditional MONOS structure based on CTM has fundamental difficulty in the double-win between switching and reliability [7] . To overcome this problem, the blocking layer in MONOS memory device has been replaced with the high-k materials such as hafnium oxide, aluminum oxide and so on for superior performance [8] - [10] . Using highk films as blocking layer could restrict gate injection and induce fast erase speed [11] . Among the high-k materials, HfO 2 is a desirable material since it is very compatible with the Si-based industry process [12] , [13] . This material has also been well researched as RRAM active layer, recently [14] , [15] . Nevertheless, characteristics of HfO 2 as blocking layer are not sufficiently explored for the NVM applications. For example, the newly reported ferroelectricity of HfO 2 -based film was seldom investigated when it is used in a CTM device. What kind of role it plays especially for the efficiency of charge injection, considering its unique electrical distribution. It is very interesting and important because HfO 2 is extremely compatible with Si industry process.
The ferroelectricity of HfO 2 dielectric is first reported in 2011, and many works are on it to date [16] , [17] , including Si:HfO 2 with ferroelectricity hereby [18] - [21] . This ferroelectric characteristic makes some interesting results and shows promising prospect in CTM application, thanks to the mature compatibility of HfO 2 to semiconductor industry process. In this work, we propose a chargetrap flash memory device using a ferroelectric Si:HfO 2 as a blocking layer to form a metal/Si:HfO 2 /SiN/SiO 2 /Si structure (MFNOS). As known, the polarization states are switchable by external fields, which are of particular interest in terms of ferroelectric layer as the blocking layer [22] - [24] . Experimental results demonstrate superior charge-trapping efficiency, large memory window, and fast program/erase (P/E) with a low operation voltage in MFNOS device compared with traditional metal/SiO 2 /SiN/SiO 2 /Si (MONOS) device in same size.
II. EXPERIMENT
The thickness of this ferroelectric Si:HfO 2 layer is 5 nm. The fabrication process is fixed as below: First, the standard RCA cleaning was carried out using Si (100) wafers and the silicon dioxide layer on the Si surface was removed by diluted HF solution. After a growth of thermal silicon oxide with a thickness of 3 nm at 600 • C in dry O 2 ambient, a deposition of SiN layers was followed by chemical vapor deposition method. Then the Si:HfO 2 layer was fabricated with atomic layer deposition (ALD) with alternation of the SiO 2 and HfO 2 cycles. The atomic-scale controllability of ALD system could place the Hf dopants within the film stack by altering the ratio of the HfO 2 and SiO 2 cycles. The compression of the whole Si:HfO 2 layer and the oxygen content in HfO 2 layer are important parameters during the fabrication process. Then, the Al metal gate electrode with a thickness of 100 nm deposited by electron beam evaporator was patterned by photo lithography as a diameter of 300 μm 2 size. The thicknesses of the O/N/O stack and the F/N/O stack were both 5/6/3 nm. The MONOS device is the typical mental-SiO 2 -SiN-SiO 2 -Si stacks, and each layer was in same thickness of MFNOS device. The main deference between these two devices lies in the blocking layer, and other layers were fabricated with same methods for the validity of the comparison. The fabrication procedure of MFONS basically followed the conventional MONOS process except for the deposition of a ferroelectric layer. the SiO 2 blocking layer in MONOS and the Si:HfO 2 blocking layer in MFNOS devices were both fabricated with ALD process. The thickness and microstructure were analyzed by utilizing spectroscopic ellipsometer and transmission electron microscopy (TEM). The high frequency (1MHz) capacitance-voltage (C − V) measurement was carried out to evaluate the charge trapping efficiency. The electrical properties were evaluated using the Keithley 4200 SCS and 2400 SourceMeter.
III. RESULTS AND DISCUSSION
The electrical properties of the proposed MFNOS device was compared with those of the conventional MONOS capacitor. Fig. 1 shows the typical capacitance-voltage (C − V) curves of MFNOS and MONOS capacitors using the high frequency (1 MHz) measurement. A typical hysteresis loop directions of charge trapping was observed during positivenegative-positive voltage sweep. Though it is found that C − V memory windows increase as the sweep voltages increase for both devices. The MFNOS capacitors show a larger memory window than the MONOS capacitors, which indicates improved efficiency of charge injection in MFONS devices. The memory windows as a function of the sweep voltage were concluded for both devices, as shown in Fig. 1(c) . It concluded from the larger memory window of MFNOS device that the ferroelectric polarization effects enhance the carrier injection. Though the difference of memory windows between two devices were slight at the low voltage, the memory window was getting larger and larger with increasing gate voltage. This fact proves that this improvement of memory windows in MFNOS device was directly related with the electrical field. It is consistent with the role of spontaneous polarization of ferroelectric layer.
A SiO 2 blocking layer in MONOS only blocks the charge injection from the gate by its inert insulator characteristic. Fig. 1 (c) . The devices show good uniformity, and slight fluctuation was observed.
It does not depend on the polarity of the voltage but on the physical thickness. However, Si: HfO 2 layer is not only as a blocking insulator, but also as a dynamic ferroelectric 122 VOLUME 6, 2018
layer adjusted with external bias. Therefore, the spontaneous polarization of the ferroelectric layer (Si:HfO 2 ) could modulate the surface potential via the dipole formation, except for the insulator blocking function. The same-direction injection along with the ferroelectric polarization could be enhanced to improve the charge injection which positively feedback to trap efficiency in turn. In addition, for MONOS structure, the asymmetry indicates that though the charge injection from Si to SiN is good, the reverse discharging is unsatisfactory. However, thanks to the presence of ferroelectric polarization which helps to enhance both charge injection and discharging process with the switch of external bias polarity, for the MFNOS device, discharging efficiency was greatly improved compared to the MONOS devices. In other words, the MFNOS device reported in our work, shows improved charge injection efficiency in both directions compared with MONOS devices.
Fig . 2 shows the P/E transient characteristics of the two devices. Voltage pulses of ±12 V were applied for programming and erasing, respectively. The MFNOS capacitor shows improved programming speed since the 12 V pulse with 10 −3 s width leads to a flat-band voltage shift of 2.2 V in the MFNOS capacitor. Whereas, even with much large pulse width (1s) it cannot reach this 2.2 V vale of V FB (1.7V) for the MONOS structure at the same bias voltage. We also compared the erase speed using −12V voltage under different pulse time as shown in Fig. 2(b) . V FB was fast decreasing from nearly 4V to 1.6V with voltage-pulse-time increasing from 10 −5 s to 10 −3 s for MFNOS capacitor, while V FB changing was much slight (from 1.83V to 1.76V) with same condition for MONOS capacitor. Therefore, the P/E speeds of the MFNOS capacitor are faster than those of the MONOS capacitor.
The polarization in the ferroelectric layer helps to attract more electrons into the nitride layer when the device is programmed; whereas, it helps to attract the holes when erased, as illustrated in Fig. 3 . In Fig. 3(a) , the ferroelectric layer can be polarized and maintained while the MFNOS cell is programmed under positive bias voltages. In this case, electrons trapped in the nitride layer can be attracted by the upper ferroelectric layer. In contrast, as the bias applied to the top electrode changes to a negative bias for erasing, the attraction effect of the ferroelectric layer becomes opposite by the reverse polarization as depicted in Fig. 3(b) . Therefore, it is expected that both the amount of the injected charges and the injection speed can be improved by incorporating ferroelectric materials as a blocking layer. The ferroelectricity of Si:HfO 2 was confirmed by the polarization-voltage (P-V) characterization as shown in Fig. 4 . This observation is in agreement with the previously reported literatures by other groups [18] - [21] . Actually, we have also reported these ferroelectric behavior of Si:HfO 2 in our previous works [23] - [25] , in which there are signs of an orthorhombic phase which should be highly related with the ferroelectricity of Si:HfO 2 . The ferroelectricity of pure HfO 2 was ever reported, hereby, the incorporation and encapsulation of SiO 2 could probably promote the ferroelectric phase transformation [26] .
To evaluate the retention behavior of the MFNOS and MONOS capacitors, the V FB as a function of the retention time was measured as shown in Fig. 5 . The extrapolation shows that the memory window in the proposed device is better than that in the MONOS capacitor in same case. However, the decay rate is not so satisfied for the MFONS device. This result could be related to the depolarization effect by screening fields of ultrathin case [27] . The compensating charge in the interface region could form the screening filed, since the ferroelectric Si:HfO 2 layer is only 5nm, which is nearly comparable to the screening length, the depolarizing field may exceed the coercive parameter, which makes the polarization state unstable. On the other hand, this result is an evidence of the existence of Si:HfO 2 layer. It is under further investigation to solve this issue. To check the endurance performance, a P/E pulse voltage (±11 V with pulse width of 10 ms) up to 10 5 cycles was applied. The endurance characteristics of the two devices are illustrated in Fig. 6 . Endurance degradation was negligible for both devices even after 10 5 P/E cycles, which indicates that both are good enough to be used for flash memories. As a consequence, this MFNOS device demonstrates considerable endurance performance, which is promising in future non-volatile flash memory applications.
IV. CONCLUSION
In this paper, improved charge injection was observed in MFNOS compared with the traditional MONOS capacitor. The proposed MFNOS capacitor showed a larger memory window, faster P/E speeds, and comparable data retention with those of the conventional MONOS capacitor because of the injection improvement effect and remnant polarization effect of the ferroelectric layer. Considering the compatibility of HfO 2 with Si semiconductor process, this kind of blocking layer paves a way of improvement of CTM application.
